This article investigates the challenges and system benefits of applying the ultralow noise switching regulator in noise-sensitive RF systems, compared to a traditional buck + LDO regulator solution. The investigation is based on two representative case studies of RF applications: a high performance phase-locked loop (PLL) clock and an advanced high speed ADC system.
Please note:
By downloading a white paper, the details of your profile will be shared with the sponsoring company and you may be contacted by them directly.
The material presented in this PDF document is owned by the sponsoring company and Microwave Journal®. It is presented here to be downloaded by an individual for educational purposes. It may not be downloaded from this site and reposted elsewhere.
Download now!