David Vye, MWJ Editor
David Vye, MWJ Editor RSS FeedRSS


David Vye is responsible for Microwave Journal's editorial content, article review and special industry reporting. Prior to joining the Journal, Mr. Vye was a product-marketing manager with Ansoft Corporation, responsible for high frequency circuit/system design tools and technical marketing communications. He previously worked for Raytheon Research Division and Advanced Device Center as a Sr. Design Engineer, responsible for PHEMT, HBT and MESFET characterization and modeling as well as MMIC design and test. David also worked at M/A-COM's Advanced Semiconductor Operations developing automated test systems and active device modeling methods for GaAs FETs. He is a 1984 graduate of the University of Massachusetts at Dartmouth, with a concentration in microwave engineering.

Cadence releases Accelerated Parallel Simulator for Analog/MS IC Designs

December 12, 2008
Much of the news concerning Cadence Design these days has not been good, but today’s announcement bucks that run of bad corporate-related news. Today the company announced the availability of an Accelerated Parallel Simulator (APS) for its Virtuoso product. The majority of RFIC designers use the Virtuoso suite for IC circuit design/simulation and in particular its Virtuoso Spectre® Circuit Simulator, which specifically solves large, complex analog and mixed-signal designs across all process nodes. The new simulator adds a breakthrough parallel circuit solver, along with a newly architected engine to give users access to multiprocessing computing platforms.

The result is an accurate circuit simulator that uses models which are identical to the Virtuoso Spectre Circuit Simulator, delivering significantly improved single-thread performance and scalable multi-thread performance. The Virtuoso Accelerated Parallel Simulator improves convergence and capacity for designs with hundreds of thousands of transistors, reducing design and verification time in most cases from weeks to hours. Company spokesmen boosted 20.6 times performance boost over traditional SPICE simulators, which enabled users to verify and detect multiple design issues.
You must login or register in order to post a comment.