Technical Education Webinar Series

Title: Simulate EV12AQ600 ADC ESIstream Serial Interface

Date: OnDemand

Sponsored by: Teledyne e2v Semiconductors

Presented by: Stéphane Breysse, Applications Engineer at Teledyne e2v Semiconductors

Abstract:
Learn how to simulate the EV12AQ600 ADC ESIstream serial interface using Vivado simulator and testbench available in each ESIstream package (KU FPGA, Versal ACAP…).

Learn about synchronization aspects and what the overall latency is made of.

Presenter Bio:
Stéphane is a senior applications engineer in charge of high-Speed data converters and of the ESIstream high speed serial interface protocol used on latest Teledyne e2v ADC and DAC since 2019. He is passionate about FPGAs and embedded systems on which he acquired a solid experience after working 10 years as an R&D engineer.

Stéphane graduated from Grenoble INP - ESISAR in France in 2010.

Please note:
By registering for this webinar, the details of your profile may be used by Microwave Journal®, the presenter and the sponsor to contact you by email.