Military Microwaves Supplement
Modular Platform Approach for UWB Radar System Design
Cost-Effective Approach to Simulation for EW Systems
Co-existence Tests for S-Band Radar and LTE Networks
Expert Advice July 2010
Paul Colestock, RFIC EDA Product Planning at Agilent EEsof, talks about solving the RFIC Design for Yield and Verification Dilemma with GoldenGate in the Cadence Virtuoso design flow.
Read Advice & Reply
Get access to premium content and e-newsletters by registering on the web site. You can also subscribe to Microwave Journal magazine.