5G and IoT Supplement
Fingertip Gesture Control Interface for "Invisible" Devices
Testing 5G: Time to Throw Away the Cables
NBIoT and eMTC Make 4G Networks Ready for IoT
Technical Feature
Performing Transient Analysis on PLL Frequency Synthesizers
A PLL can be considered a subsystem within a larger communications system, so it is appropriate to analyze this type of network with the help of a systemlevel simulator. The use of flexible behavioral models within the simulator allows only a few parameters to be entered before simulation can be performed. Model detail may also be added as it becomes available to the designer, which permits early prototyping as well as full system characterization.
David Vye
Ansoft Corp.
Pittsburgh, PA
Phaselockedloop (PLL) frequency synthesizers are used throughout communications systems to provide a stable source of carrier and baseband signals. Since a PLL can be considered a subsystem within a larger communications system, it is appropriate to analyze this type of network with the help of a systemlevel simulator, such as the Symphony communication system designer within the Serenade software suite. The software utilizes behavioral modeling to simulate the performance of various PLL components and allows designers to examine how component selection can be applied to the design and simulation of a realworld PLL synthesizer. The use of flexible behavioral models means that only a few parameters need to be entered before simulation is possible. Model details may be added as they become available to the designer. This permits early prototyping as well as full system characterization.
Symphony allows engineers of systems and subsystems, such as PLLs, to design at various levels of detail. The simulator easily allows the construction of a PLL synthesizer through the connection of its standard builtin behavioral components, such as a voltagecontrolled oscillator (VCO), phase detector, components for loop filter design, reference oscillator and frequency divider. The simulation capability of Symphony performs frequencydomain, timedomain and mixedmode (time and frequency together) analyses for endtoend communication system design. Additionally, the software can perform cosimulations through the use of MATLAB^{1} as well as customized models written in C or C++ language.
Symphony incorporates both functional and electrical behavioral elements. Functional elements do not have electrical representation, such as Sparameters, but rather are defined by a set of signalprocessing equations that relate output to input signals. The functional elements are unidirectional, and use a parameter to specify sampling rate for waveform sources or bit rate for binary sources. Electrical elements have an electrical representation, such as Sparameters, in the frequencydomain. Nonlinear electrical elements can be further defined by additional nonlinear figures of merit, such as thirdorder intercept point, mixer spurious response or 1dB compression point. In addition to having a list of input parameters, many electrical elements may access external (measurementbased) data files. These data files may also include a description of linear data (for instance, Sparameters as a function of input frequency) or nonlinear data (output power and phase as functions of input power).
PLL Basics
PLLs are critical for frequency accuracy in wireless systems, helping to minimize interchannel interference by limiting spectral spreading. In addition, timedivisionmultipleaccess (TDMA) cellular communications systems require synthesizers capable of tuning to a new channel within a small fraction of each time slot. This leads to the need for minimal locking time. The suppression of reference spurious signals and phase noise is also critical in modern digital communications systems, as well as wide tuning range and good frequency stability.
A PLL contains a VCO whose output is fed through a divider circuit back to a phase detector. The phase detector is also fed by a stable reference frequency source, typically a crystal oscillator. The loop filter at the output of the phase detector suppresses reference frequency components and also serves as an integrator. The resulting output signal is then used as a controlling voltage for the VCO, as seen in Figure 1 .


Fig. 1 A basic singleloop PLL frequency sythesizer.  Fig. 2 Linear control model of a PLL in locked state. 
The phase/frequency detector adjusts the voltage presented to the VCO until the feedback frequency matches that of the reference signal. When the system is phaselocked, the VCO is N times that of the reference frequency, where N is the frequency division ratio for the reference oscillator. Changing the value of the divider will cause the phase detector to sense a frequency error. The feedback loop will respond with a correcting voltage. The operating range is set by the maximum frequency of the divider, the division range ratio of the divider and the VCO's tuning range.
A PLL is primarily a nonlinear device because its phase detector is nonlinear. However, when its loop is in a locked condition,2 a PLL can be accurately approximated by a linear control model, shown in Figure 2 . In this case, each of the PLL's components can be described by a linear transfer function. When the loop is closed, the response can be expressed as the ratio of the phases of the VCO and the reference oscillator. As a result, the closedloop gain, B(s), is equal to the forward gain divided by (1 + the openloop gain), and the forward gain is the product of the phase detector gain, the VCO gain and the loop filter gain divided by the gain of the divider.

Fig. 3 Bode plot of the open transfer function of a PLL showing the loop bandwidth w_{p} and the phase margin f_{p} . 
A Bode plot of the openloop gain G(s)H(s) as a function of frequency, as shown in Figure 3 , clearly identifies the loop bandwidth w_{p} , the frequency at which the openloop has unity gain and the phase margin f_{p} , the difference between the phase at the unity gain point and 180°.
For the loop to be stable, the point of unity gain must occur before the phase reaches 0°. For the best loop performance, the phase margin should be approximately 45°. The loop bandwidth must be carefully chosen with regard to lock time, phase noise, stability and referenceenergy suppression.
The design of a PLL loop filter involves several tradeoffs, including lock time, noise, stability and reference spurious products. For example, fast lock times are possible with wide loop filter bandwidth, although this will also lead to higher reference spurious products. A wide loop filter bandwidth will also generally improve the closein phase noise, but may degrade the integrated phase noise. A narrow loop filter bandwidth can reduce reference spurs, but leads to increased lock time and decreased stability.

Fig. 4 Typical secondorder filter. 
A PLL's loop filter provides the poles and zeros of the forward gain. A typical secondorder filter can be constructed with just a few capacitors and resistors, as shown in Figure 4 . The secondorder transfer function is
where the time constants, which determine the pole and zero frequencies of the filter transfer function, are
T_{2} = R_{2} C_{2}
and
The values for T_{1} and T_{2} depend on the specified loop bandwidth and phase margin.
The phase margin is often specified to be 45° for best performance (for critical damping). The loop bandwidth is specified to achieve the desired overall performance with respect to the lock time, phase noise, stability and reference spurious suppression. Generally, the loop bandwidth is selected as wide as possible for fast lock time, but not too wide as to allow unacceptably high reference spurious levels.
The phase of the openloop gain as a function of frequency is dependent upon the single pole and zero of the transfer function
f( w) = tan^{1} ( wT_{2} )  tan^{1} ( wT_{1} ) +180° (3)
The phase margin can then be easily derived by setting the derivative of phase to zero
The values of T_{1} and T_{2} can then be determined from
In turn, the filter component values for C_{1} , R_{2} and C_{2} can be obtained from T_{1} and T_{2} and the loop bandwidth as
where
For additional rejection of the reference spurious, it may be desirable to add a low pass filter section. The low pass section contributes an additional pole, which must be low enough to provide significant additional reference attenuation and high enough (≥ 5w_{c} ) not to compromise the loop's stability.
The resulting thirdorder filter has a time constant for the added low pass section of
T_{3} = R_{3} C_{3}
The additional reference attenuation added by the new section is equal to
20log[(2pf_{ref} R_{3} C_{3} )^{2} +1]
and the time constant for a given value of additional attenuation is
Using the new filter loop bandwidth of w_{c} , the filter component values can be recalculated where
and the phasemargin degradation caused by R_{3} C_{3} is reduced by increasing C_{1} and C_{2} and slightly decreasing R_{2}
To demonstrate the effectiveness of the Symphony systemlevel software in developing practical PLL designs, a 900 MHz PLL was designed with a thirdorder loop filter. The design features a VCO with tuning sensitivity K_{VCO} = 20 MHz/V, a reference frequency of 200 kHz, attenuation of 20 dB, optimum output frequency (RF_{opt} ) of 900 MHz, a division ratio of RF_{opt} /f_{ref} , N = 4500 and optimum phase margin of 45°. The filter is based on a design example from U. Rohde and D. Newkirk.^{3} The loop bandwidth was chosen as 10 percent of the reference oscillator (w_{p} = 2p • 20 kHz = 1.256 • 10^{5} ).

Fig. 5 A 900 MHz PLL example in Symphony using behavioral models and signal probes. 
A similar 900 MHz PLL is also available as an example in the Symphony software package. The software contains all of the components needed to create the PLL, including the VCO, divider, reference oscillator, secondorder loop filter and phase detector. The reference oscillator has a sinusoidal output that must be sampled in the timedomain. The designer must specify a sample rate that is at least twice the maximum frequency swing of the VCO according to Nyquist criteria, as well as the number of samples to be used, which can be determined by the product of the sample rate and the estimated lock time. Figure 5 shows the 900 MHz PLL example.
A designer must also specify the frequency, power and phase noise of the reference oscillator. According to Leeson's model,^{4} the power spectral density of the reference oscillator's random phase noise is
where
f_{m} = frequency offset
f_{lo} = center frequency
P_{lo} = average power at oscillator output
f_{c} = flicker noise frequency
Q_{load} = loaded quality factor (Q) of the reference oscillator
The frequency offsets F1 and F2 define the behavior of the desired oscillator type (Figure 6 ), where type 0 is a low Q oscillator and type 1 is a high Q oscillator. For a low loaded Q, F1 and F2 correspond to f_{c} and f_{lo} /2Q_{load} , respectively, while for a high loaded Q, F1 and F2 correspond to f_{lo} /2Q_{load} and f_{c} , respectively. The frequency response of the reference oscillator can be broken down into three regions: (1) the region near the carrier, where fm < F1; (2) the region far from the carrier, where F1 < fm < F2; and (3) the white noise region, where fm ≥F2. Regions 1 and 2 are represented in the frequencydomain with 8192 frequency points each. Region 1 typically requires much finer frequency resolution than region 2. Region 3 is modeled as an additive white Gaussian noise (AWGN) process. The total random phase noise process is simply the sum of the contributions from each region. Since the sampling frequency of the generated phase noise process is less than the actual output sampling frequency, linear interpolation is applied on the generated phase noise process in the timedomain to ensure that it has the same sampling rate as the output signal.
The next PLL component to model is the frequency divider. The frequency divider converts the input signal at a given frequency to a new frequency based on the ratio of the frequency divider, N. If the reference frequency is 200 kHz and the frequency of the freerunning VCO is 905 MHz, then N = 900 MHz ÷ 200 kHz = 4500. This results in a difference of 905  900 MHz or a 5 MHz frequency jump to achieve a locked condition. The final tuning voltage after achieving lock can be found from
Following this, the loop filter can be specified in Symphony in a number of different ways. The loop filter can be specified as a collection of functional elements, such as poles and zeros, as lumpedelement circuits or as Sparameter data. A complex multiplier handles the phase detector in this 900 MHz design example. The signals from the reference oscillator and the divideddown VCO signals are fed to the inputs of the multiplier. The output of the multiplier is the product of these two signals. Two types of multipliers are available in Symphony, for both high side and low side multiplication, respectively. As an alternative to the complex multiplier, a chargepump circuit can be used as a phase detector. A phasefrequency detector, for example, can be created from a Dtype flipflop device.
Once a PLL subsystem has been designed and created in software, software probes are used to view the operation of the system. A variety of different probes are available for this purpose, including signal probes (which measure voltages at functional nodes), signaltonoiseratio (SNR) probes, biterrorrate (BER) probes, adjacentchannelpowerratio (ACPR) probes, frequency trajectory probes, power probes and voltage probes (which measure voltages at electrical nodes). In the example PLL design, signal probes have been placed after the phase detector and the loop filter in order to view the phaseerror signal and the input to the VCO. The PLL lock time can be deduced by viewing the instantaneous frequency as a function of simulation time using the frequency trajectory probe (Figure 7 ).

Fig. 7 PLL settling time display using a frequency trajectory probe. 
Simulation Results
Simulated performance results are shown via timedomain signal probes. These probes show the signal after the multiplier and from the phase detector. This signal is then used to control the VCO. This signal contains all the mixing products of the divideddown VCO signal and the reference oscillator signal. The amplitude of the envelope shows the difference of these signals. A closeup plot of the trace shows the sum frequency (f_{ref} + f_{VCO} /N). The change in frequency as the PLL locks is seen by the change in the period from the beginning of the trace and back. In this design, the loop filter and integrator have effectively reduced the level of reference spurs.
Alternately, the probe response could have been viewed in the frequency (spectral) domain. The center peak actually contains two peaks, ±(f_{ref} + f_{VCO} /N). In this case, the frequency trajectory probe has been placed after the VCO to indicate the actual locking time, which was determined to be 300 ms.

Fig. 8 A 900 MHz PLL synthesizer based on an active loop filter design. 
The 900 MHz PLL can also be realized with an active filter rather than the passive lumpedelement filter, as shown in Figure 8 . The active (secondordertype) filter can be constructed with a finitegain operational amplifier, lumped electrical elements and an integrator (a functional element in the software). Because the op amp has finitegain, it does not behave as a true integrator (with infinite gain at 0 Hz). Instead, the active filter has a low frequency pole and actually functions as a secondorder loop. Because the loop filter has one low frequency pole and a second pole at a much higher frequency, the simulation time will be extremely long and memoryintensive due to the long timedomain impulse response required for the low frequency pole and the small time step required for the high frequency pole. To accelerate the simulation time, the filter should be converted to a singleorder type with separate integrator.
Conclusion
A practical PLL design utilizing systemlevel simulation and electrical/functional behavioral models has been demonstrated. Equations for specifying filter characteristics were derived and applied to the design. The resulting 900 MHz PLL was determined to have a 300 ms locking time given a 905 MHz freerunning oscillation frequency. Further analysis could be applied to determine output power and phase noise.
References
1. Available from MATHWORKS, Natick, MA.
2. D. Byrd, C. Davis and W.O. Keese, "A Fast Locking Scheme for Frequency Synthesizers," National Semiconductor Application Note 1000 , July 1995.
3. U. Rohde and D. Newkirk, RF/Microwave Circuit Design for Wireless Applications , John Wiley & Sons, New York, NY, 2000.
4. D.B. Leeson, "A Simple Model of Feedback Oscillator Noise Spectrum," Proceedings of the IEEE , 54, 1966, pp. 329330.
David Vye is the product marketing manager for Ansoft Corp.'s high frequency circuit/system design and simulation tools. He is a 1984 graduate of the University of Massachusetts at Dartmouth, with a concentration in microwave engineering. He first joined M/ACOM's Advanced Semiconductor Operations, developing test and device characterization methods for power GaAs MESFET technology, as well as MMIC design. In 1987, he joined Raytheon's research division, where he was responsible for IMPATT diode transmitter development for a number of millimeterwave applications. Between the years 1994 to 1998, he was a member of the design staff at Raytheon's Advance Device Center. His responsibilities included circuit development (MMIC) and device modeling for AlInAs/GaInAsInP PHEMT and GaAs HBT technologies. He joined Ansoft in 1998.
Get access to premium content and enewsletters by registering on the web site. You can also subscribe to Microwave Journal magazine.