advertisment Advertisement
This ad will close in  seconds. Skip now
advertisment Advertisement
advertisment Advertisement
advertisment Advertisement
advertisment Advertisement

APLAC® Simulator

January 17, 2011
/ Print / Reprints /
| Share More
/ Text Size+

APLAC_100AWR acquired APLAC in 2005 and has since integrated this world class, foundry-approved harmonic balance / transient circuit simulation engine into its product portfolio. Today this technology is only available within AWR design suites.

The APLAC simulation engine has been used in Nokia product development for more than a decade now as its enhanced harmonic balance method enables simulation of larger RFIC circuits faster and with less memory.

The APLAC simulator offers multi-level analyses which includes:

* DC operation point
* Linear frequency domain
* Time domain
* Harmonic balance
* Phase noise
* Linear/non-linear noise including AC noise contributors, temperature
* Yield predictions and optimization

See more from us in our Buyers Guide directory listing.

Recent Articles by AWR

Post a comment to this article


Forgot your password?

No Account? Sign Up!

Get access to premium content and e-newsletters by registering on the web site.  You can also subscribe to Microwave Journal magazine.


advertisment Advertisement